Computing is a bio-inspired computing paradigm for processing time dependent signals. The performance of its analogue implementation are comparable to other state of the art algorithms for tasks such as speech recognition or chaotic time series prediction, but these are often constrained by the offline training methods commonly employed. Here we investigated the online learning approach by training an optoelectronic reservoir computer using a simple gradient descent algorithm, programmed on an FPGA chip. Our system was applied to wireless communications, a quickly growing domain with an increasing demand for fast analogue devices to equalise the nonlinear distorted channels. We report error rates up to two orders of magnitude lower than previous implementations on this task. We show that our system is particularly well-suited for realistic channel equalisation by testing it on a drifting and a switching channels and obtaining good performances.
I. INTRODUCTION

R
ESERVOIR Computing (RC) is a set of methods for designing and training artificial recurrent neural networks [1] , [2] that brings a drastic simplification of the system design. A typical reservoir is a randomly connected fixed network with arbitrary coupling coefficients between the input signal and the nodes. These parameters remain fixed and only readout weights are optimised. This greatly simplifies the training process -that is, computing the coefficients of the readout layer -which often reduces to solving a system of linear equations. Despite these simplifications, the RC approach can yield performances equal, or even better than other machine learning algorithms [3] - [6] . The RC algorithm has been applied to speech and phoneme recognition, equalling other approaches [7] - [9] , and won an international competition on financial time series prediction [10] .
Optical computing has been investigated for decades as photons propagate faster than electrons, without generating heat or magnetic interference, and thus promise higher bandwidth than conventional computers [11] . The possibility of optical implementation of reservoir computing was studied using numerical simulations in [12] . A major breakthrough occurred by the end 2011 beginning 2012 when experimental implementations of reservoir computers with performance comparable to state of the art digital implementations were reported. In quick succession appeared an electronic implementation [13] , and then three opto-electronic implementations [14] - [16] . Since then all-optical reservoir computers have been reported using as nonlinearity the saturable gain of a semiconductor optical amplifier [17] , a semiconductor laser with delayed feedback [18] , the saturation of absorption [19] , integrated on an optical chip [20] , and based on a coherently driven passive optical cavity [21] .
The performance of a reservoir computer greatly relies on the training technique used to compute the readout weights. Offline learning methods, used up to now in experimental implementations [12] - [20] , provide good results, but become detrimental for real-time applications, as they require large amounts of data to be transferred from the experiment to the post-processing computer. This operation may take longer than the time it takes the reservoir to process the input sequence [14] , [17] , [19] . Moreover, offline training is only suited for time-independent tasks, which is not always the case in real-life applications. The alternative (and more biologically plausible) approach is to progressively adjust the readout weights using various online learning algorithms such as gradient descent, recursive least squares or reward-modulated Hebbian learning [22] . Such procedures require minimal data storage and have the advantage of being able to deal with a variable task: should any parameters of the task be altered during the training phase, the reservoir computer would still be able to produce good results by properly adjusting the readout weights.
In the present work we apply this online learning approach to an opto-electronic reservoir computer and show that our implementation is well suited for real-time data processing. The system is based on the opto-electronic reservoir, introduced in [14] , [15] , coupled to an FPGA chip, that implements input and output layers. It generates the input sequence in real time, collects the reservoir states and computes optimal readout weights using a simple gradient descent algorithm. Real-time generation of reservoir inputs allows the system to be trained and tested on an arbitrary long input sequence, and the replacement of the personal computer by a dedicated FPGA chip significantly reduces the experimental runtime. We apply our system to a specific real-world task: the equalisation of nonlinear communication channel.
Wireless communications is by far the fastest growing segment of the communications industry. The increasing demand for higher bandwidths requires pushing the signal amplifiers close to the saturation point which, in turn, adds significant nonlinear distortions into the channel. These have to be compensated by a digital equaliser on the receiver side [23] . The main bottleneck lies in the Analog-to-Digital Converters (ADCs) that have to follow the high bandwidth of the channel with sufficient resolution to sample correctly the distorted signal [24] . Current manufacturing techniques allow producing fast ADCs with low resolution, or slow ones with high resolution, obtaining both being very costly. This is where analog equalisers become interesting, as they could equalise the signal before the ADC and significantly reduce the required resolution of the converters, thus potentially cutting costs and power consumption [25] - [27] . Moreover, optical devices may outperform digital devices in terms of processing speed [25] , [28] . It can for instance be shown that reservoir computing implementations can reach comparable performance to other digital algorithms (namely, the Volterra filter [29] ) for equalisation of a nonlinear satellite communication channel [30] .
Our reservoir computer is used to equalise a simple wireless channel introduced in [31] . This model is described by a simple set of equations (see section II-B) and can be easily implemented on the FPGA chip. This task has also been extensively studied in the RC community, both numerically [32] and experimentally [14] , [17] , [19] , [21] . Our system performs better than previously reported RC implementations on this task and we report error rates up to two orders of magnitude lower than previous results [14] , [17] , [19] , [21] . Furthermore, we demonstrate the great advantage of online training, namely that it is suitable for solving non-stationary tasks, such as a variable wireless channel. This is particularly interesting for real-life applications, as physical communication channels vary depending on fluctuating environmental conditions. We show that even under such variable conditions, our system performs as well as in the stationary case.
In previous work we programmed the simple gradient descent algorithm on an FPGA chip to train a digital reservoir computer [33] , and we have reported preliminary results on an online-trained physical reservoir computer [34] . Compared to the latter work, the experimental setup has been improved, the FPGA design has been further optimised, and a new dedicated clock generation device is used. As a consequence the system is more stable, more efficient, and the reservoir size has been increased to 50 neurons (as in [14] , [17] , [19] , [21] ). We also report what is, to the best of our knowledge, the lowest error rates ever obtained with a physical reservoir computer on the channel equalisation task. Finally we present a much more in depth analysis of the time-dependent case.
The paper is structured as follows. Section II introduces
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Output signal: Fig. 1 . Schematic representation of a reservoir computer. Brown lines represent a general reservoir with random interconnections, solid lines highlight a reservoir with ring topology, used here. The time multiplexed input signal u(n) is injected into a dynamical system, composed of a large number N of internal variables x i (n). The dynamics of the system is defined by the nonlinear function f and the coefficients a ij and b i . The readout weights w i (n) are trained to obtain an output signal y(n), given by their linear combination with the reservoir states x i (n), as close as possible to the target signal d(n).
the basic principles of the reservoir computing, the channel equalisation task and the simple gradient descent algorithm. The experimental setup and the FPGA design are outlined in sections III and IV. Finally, the experimental results and the conclusion are presented in sections V and VI.
II. BASIC PRINCIPLES
A. Reservoir Computing
A typical reservoir computer is depicted in figure 1 . It contains a large number N of internal variables x i (n) evolving in discrete time n ∈ Z, as given by
where f is a nonlinear function, u(n) is some external signal that is injected into the system, and a ij and b i are timeindependent coefficients, drawn from some random distribution with zero mean, that determine the dynamics of the reservoir. The variances of these distributions are adjusted to obtain the best performances on the task considered. The nonlinear function used here is f = sin(x), as in [14] , [15] . To simplify the interconnection matrix a ij , we exploit the ring topology, proposed in [35] , so that only the first neighbour nodes are connected. This architecture provides performances comparable to those obtained with complex interconnection matrices, as demonstrated numerically in [3] and experimentally in [13] - [15] , [17] , [18] . Under these circumstances we obtain
with i = 1, . . . , N − 1, α and β parameters are used to adjust the feedback and the input signals, respectively, and M i is the input mask, drawn from a uniform distribution over the the interval [−1, +1], as in [14] , [17] , [35] . A bias φ is used to shift the sine function from its symmetric point to compensate for the asymmetric channel output symbol distribution, as explained in section II-B1. The reservoir computer produces an output signal y(n), given by a linear combination of the states of its internal variables
where w i are the readout weights, trained either offline (using standard linear regression methods), or online, as described in section II-C, in order to minimise the square error between the output signal y(n) and the target signal d(n).
B. Channel equalisation task
The channel equalisation task [31] , [32] , [35] - [38] , in addition to its practical interest, doesn't require the use of large reservoirs to obtain state-of-the-art results [14] , [17] , [19] , [21] .
1) Channel model:
The channel input signal d(n) contains 2-bit symbols with values picked randomly from {−3, −1, 1, 3}. The channel is modelled by a linear system with memory of length 10 [31]
followed by an instantaneous memoryless nonlinearity
where u(n) is the channel output signal and ν(n) = A · r(n) is the added noise of amplitude A, where r(n) is drawn from a uniform distribution over the interval [−1, +1] (for ease of implementation on an FPGA chip). Noise amplitude values A are chosen to produce the same signal-to-noise ratios as in [14] , [17] , where Gaussian noise was used. The reservoir computer has to restore the clean signal d(n) from the distorted noisy signal u(n). The performance is measured in terms of wrongly reconstructed symbols, called the Symbol Error Rate (SER). The results are presented in section V-A and compared to a previous implementation based on the same opto-electronic setup. Note that although the input signal d(n) has a symmetric symbol distribution around 0, the output signal u(n) loses this property, with the symbols lying within the [−2.8, 4.5] interval. The equaliser must take this shift into account and correct the symbol distribution properly.
2) Influence of channel model parameters on equaliser performance: Equations (4) and (5) distortion are the most difficult to equalise, we introduce a more general channel model, given by
and we investigate the equalisation performance for different values of parameters p i and m. To preserve the general shape of the channel impulse response we keep the coefficient of d(n) fixed at 1 in equation (6) . Figure 2 shows the resulting impulse responses, given by equation (6) , for several values of m. The results of these investigations are presented in the Appendix.
3) Slowly drifting channel:
The model given by equations (4) and (5) describes an idealistic stationary noisy wireless communication channel, that is, the channel remains the same during the transmission. However, in wireless communications, the environment has a great impact on the received signal. Given its highly variable nature, the properties of the channel may be subject to important changes in real time.
To investigate this scenario, we performed a series of experiments with a "drifting" channel model, where parameters p i or m i were varying in real time during the signal transmission. These variations occurred at slow rates, much slower than the time required to train the reservoir computer. We studied two variation patterns: a monotonic increase (or decrease) and slow oscillations between two fixed values. Section V-C shows the results we obtained with our implementation.
4) Switching channel:
In addition to slowly drifting parameters, the channel properties may be subject to abrupt variations due to sudden changes of the environment. For better practical equalisation performance, it is crucial to be able to detect significant channel variations and adjust the RC readout weights in real time. We consider here the case of a "switching" channel, where the channel model switches instantaneously. The reservoir computer has to detect such changes and automatically trigger a new training phase, so that the readout weights get adapted for the equalisation of the new channel.
Specifically, instead of a constant channel, given by equations (4) and (5), we introduce three channels differing in nonlinearity
and switch regularly from one channel to another, keeping equation (4) unchanged. The results of this experiment are presented in section V-D.
C. Gradient descent algorithm
This section describes the basic idea of the online training algorithm used here and introduces two modifications we investigated in our new implementation.
The gradient, or steepest, descent method is an algorithm for finding a local minimum of a function using its gradient [39] . For the channel equalisation task considered here, the rule for updating the readout weights is given by [40] 
where λ is the step size, used to control the learning rate. At high values of λ, the weights get close to the optimal values very quickly (in a few steps), but keep oscillating around these values. At low values, the weights converge slowly to the optimal values. In practice, we start with a high value λ = λ 0 , and then gradually decrease it during the training phase until a minimum value λ min is reached, according to the equation
with λ(0) = λ 0 and m = ⌊n/k⌋, where γ < 1 is the decay rate and k is the update rate for the parameter λ. The gradient descent algorithm suffers from a relatively slow convergence towards the global minimum, but its simplicity, with few simple computational steps, and flexibility, as the convergence rate and the resulting performance can be improved by tuning the parameters λ and γ, make it a reasonable choice for a first implementation on a FPGA chip. Future investigations may focus on other online training algorithms, such as recursive least squares [41] (a more computationally intensive method that converges faster) or unsupervised learning [42] (which doesn't require exact knowledge of the target output, but only an estimation of the reservoir performance).
1) Full version:
The step size parameter λ is used to control the learning rate, and can also be employed to switch the training on or off. That is, setting λ to zero stops the training process. This is how experiments on a stationary channel are performed: λ is programmed to decay from λ(0) to 0 during a defined period, and then the reservoir computer performance is tested over a sequence of symbols, with constant readout weights.
2) Non-stationary version: When equalising a drifting channel, the reservoir should be able to follow the variations and adjust the readout weights accordingly. This can be achieved by setting λ min > 0 and thus letting the training process continue during the drift of the channel parameters. This procedure was used for experiments described in section V-C.
3) Simplified version: As mentioned in the previous paragraph, the equalisation of a non-stationary channel requires keeping λ min > 0. However, this worsens the equalisation performance, as the readout weights keep oscillating around the optimal values. This can be seen from equation (9), that defines the update rule for the readout weights: at each time step n, a small correction
is added to every weight w i . These corrections are gradually reduced by decreasing the learning rate λ(n), so that the weights converge to their asymptotic values. In the case of a constant λ, the corrections ∆w i are only damped by the error d(n) − y(n), which stops decreasing at some point, leaving the w i oscillating around the optimal values.
To check the impact of a constant λ on the equalisation performance we performed several experiments with a simplified version of the training algorithm by setting γ = 0, and hence λ(n) = λ 0 for all n. Although this method will increase the error slightly, it has several advantages. With λ constant, there is no need to search for an optimal decay rate k, which results in fewer experimental parameters to scan and thus shorter overall experiment runtime. Keeping λ at a constant, non-zero value would also allow the equaliser to follow a drifting channel, as described in section II-B3. The results obtained with this simplified version of the algorithm are shown in section V-B.
III. EXPERIMENTAL SETUP
Our experimental setup is depicted in figure 3 . It contains three distinctive components: the optoelectronic reservoir, the FPGA board implementing the input and the readout layers and the computer used to setup the devices and record the results. The following sections present detailed overviews of these components, and section III-C outlines the experimental parameters, tuned to obtain the best results.
A. Optoelectronic reservoir
The optoelectronic reservoir is based on the same scheme as in [14] , [15] . These implementations use essentially the same hardware, but differ as to whether a low-pass filter is present in the cavity, and whether the input is desynchronised with respect to the cavity roundtrip. We use here the desychronised version of [14] , without low-pass filter. The reservoir states are encoded into the intensity of incoherent light signal, produced by a superluminiscent diode (Thorlabs SLD1550P-A40). The Mach-Zehnder (MZ) intensity modulator (Photline MXAN-LN-10) implements the nonlinear function, its operating point is adjusted by applying a bias voltage, produced by a Hameg HMP4040 power supply. A fraction (10%) of the signal is extracted from the loop and sent to the readout photodiode and the resulting voltage signal is sent to the FPGA. The optical attenuator (JDS HA9) is used to set the feedback gain α of the system (see equations (2)). The fibre spool consists of approximately 1.6 km single mode fibre, giving a round trip time of 7.94 µs. The resistive combiner sums the electrical feedback signal, produced by the feedback photodiode (TTI TIA-525I), with the input signal from the FPGA to drive the MZ modulator, with an additional amplification stage of +27 dB (coaxial pulse amplifier ZPUL-30P) to span the entire V π interval of the modulator.
The SLED pump current is set to 250 mA, in order to keep the optical power at the readout photodiode limited to 1 mW to ensure a linear response. The MZ modulator bias voltage is set to 1.6 V, which yields a slightly shifted transfer function in order to compensate the input symbols distribution (see section II-B1). The optical attenuation can be set up to 100 dB with 0.01 dB precision. The attenuator is controlled by a Matlab script running on the computer.
B. Input & Readout
For our implementation, we use the Xilinx ML605 evaluation board (see figure 4) , powered by the Virtex 6 XC6VLX240T FPGA chip. The board is equipped with a JTAG port, used to load the FPGA design onto the chip, and a UART port, that we use to communicate with the board (as described in section IV). The LPC (Low Pin Count) FMC (FPGA Mezzanine Card) connector is used to attach the 4DSP FMC151 daughter card, containing one two-channel ADC (Analog-to-Digital converter) and one two-channel DAC (Digital-to-Analog converter). The ADC's maximum sampling frequency is 250 MHz with 14-bit resolution, while the DAC can sample at up to 800 MHz with 16-bit precision.
The synchronisation of the FPGA board with the reservoir delay loop is crucial for the performance of the experiment. For proper acquisition of reservoir states, the ADC has to output an integer number of samples per roundtrip time. The daughter card contains a flexible clock tree, that can drive the converters either from the internal clock source, or an external clock signal. As the former is limited to the fixed frequencies of the onboard oscillator, we employ the latter option. The clock signal is generated by a Hewlett Packard 8648A signal generator. With a reservoir of N = 51 neurons (one neuron is added to desynchronise the inputs from the reservoir, as in [14] ) and a roundtrip time of 7.94 µs, the sampling frequency is set to 128.4635 MHz, thus producing 20 samples per reservoir state. To get rid of the transients, induced mainly by the finite bandwidths of the ADC and DAC, the 6 first and 6 last samples are discarded, and the neuron value is averaged over the remaining 8 samples.
The tensions of the electric signal to and from the mezzanine card need to be adjusted in order to achieve the most efficient interface without damaging the hardware. The DAC output voltage of 2 V p-p is sufficient for this experiment, as typical voltages of the input signal range between 100 mV and 200 mV. The ADC is also limited to 2 V p-p input voltage. With settings described in the previous section, the output voltage of the readout photodiode doesn't exceed 1 V p-p .
C. Experimental parameters
To achieve the best performance, we scan the most influential parameters, which are: the input gain β, the decay rate k, the channel signal-to-noise ratio and the feedback attenuation, that corresponds to the feedback gain parameter α in equations (2) . The first three parameters are set on the FPGA board, while the last one is tuned on the optical attenuator. The input gain β is stored as a 18-bit precision real in [0, 1[ and was scanned in the [0.1, 0.3] interval. The decay rate k is an integer, typically scanned from 10 up to 50 in a few wide steps. The noise ratios were set to several pre-defined values, in order to compare our results with previous reports. The feedback attenuation was scanned finely between 4.5 dB and 6 dB. Lower values would allow cavity oscillations to disturb the reservoir states, while higher values would not provide enough feedback to the reservoir. Table I contains the values of parameters we used for the gradient descent algorithm (defined in section II-C).
D. Experiment automation
The experiment is fully automated and controlled by a Matlab script, running on a computer. It is designed to run the experiment multiple times over a set of predefined values of parameters of interest and select the combination that yields the best results. For statistical purposes, each set of parameters is tested several times with different random input masks, as defined in section II-A.
At launch, connections to the optical attenuator and the FPGA board are established, and the parameters on the devices are set to default values. After generating a set of random input masks, the experiment is run once and the elapsed time is measured. The duration of one run depends on the lengths of train and test sequences and varies from 6 s to 12 s. This is considerably shorter than the offline-trained implementation [14] , that required about 30 s. The script runs through all combinations of scanned parameters. For each combination, the values of the parameters are sent to the devices, the experiment is run several times with different input masks and the resulting error rates (see section IV) are stored in the Matlab workspace. Once all the combinations are tested, the connections to the devices are closed and all collected data is saved to a file.
IV. FPGA DESIGN
The FPGA design is written in standard IEEE 1076-1993 VHDL language [43] , [44] and compiled with Xilinx ISE Design Suite 14.7, provided with the board. We also used Xilinx ChipScope Pro Analyser to monitor signals on the board, mostly for debugging and testing.
The simplified schematics of our design is depicted in figure  5 . Coloured boxes represent modules (i.e. entities) and the lines stand for data connections between them. As discussed in section III-B, the FPGA board implements both the input and the readout layers of the reservoir computer. Modules involved in each of these two functions are highlighted in blue and red, respectively. The board has a digital connection to a computer (running a Matlab script) and an analog one to the experimental setup. The former, realised through a UART port bridged to a standard COM port, is used to load parameters (e.g. λ 0 , γ, . . .) into the board and read the experiment results (i.e. symbol error rate) from the board. The latter consists of three analog connections: an output signal to the reservoir, containing the masked inputs M i × u(n), a clock signal clk from the HP signal generator and an input signal from the readout photodiode, containing reservoir states x i (n).
The operation of the FPGA board is controlled from the computer. A predefined set of 4-byte commands can be transmitted through the JTAG port, such as write a specific parameter value into the appropriate register or toggle the board state from reset to running, and vice versa. The commands are received and executed by the UART module. In addition, when the FPGA is running, the module regularly transmits the value of the SER signal to the computer. In order to prevent collisions in the UART channel, commands from computer are only sent when the board is in a reset state, that is, no channel is being equalised. Fig. 5 . Simplified schematics of the FPGA design. The ML605 board is shown in green, the FMC151 card's components are rendered in maroon and other devices are coloured in grey. Smaller boxes and arrows inside the board represent modules (entities) and signals. The input layer modules (in blue) generate the target signal d(n) and compute a nonlinear channel output u(n). The readout layer (in red) receives the reservoir states x i (n) from the experiment, trains the weights w i and computes the output signal y(n). The Check module evaluates the symbol error rate. The UART module executes commands issued by Matlab, sets variable parameters and sends the results back to the computer.
HP Clock Experiment
The Chan module implements the nonlinear channel model, given by equations (4) and (5), and generates the input signal for the reservoir. It receives the noise amplitude, for a defined Signal-To-Noise ratio, from the computer via UART module. The channel parameters p i and m i are supplied by the Params module. Two Galois Linear Feedback Shift Registers (GLFSRs) with a total period of about 10 9 are used to generate pseudorandom symbols d(n) ∈ {−3, −1, 1, 3}. Another GLFSR of period around 2×10 5 generates noise ν(n). The symbol sequence d(n) is sent to the Train module as a target signal, while the channel output u(n) is multiplied by the input mask M i within the Fpga2Exp module, and then converted to an analog signal by the FMC151 daughter card.
The analog reservoir output x i (n) is converted into a digital signal by the ADC. The time-multiplexed reservoir states are then sampled and averaged by the Exp2Fpga module, which transmits all the neurons from one reservoirx(n) in parallel to the next module.
The synchronisation of the readout layer with the optoelectronic reservoir is performed by both Fpga2Exp and Exp2Fpga modules. At the beginning of a run of the experiment, the former sends a short pulse into the reservoir, before transmitting the input symbols. This pulse is detected by the Exp2Fpga module and then used to synchronise the sampling and averaging process with the incoming reservoir states.
The Train module implements the simple gradient descent algorithm. It receives the neuronsx(n), the target signal d(n) and the gradient step λ, computes the reservoir output y(n) with its error from the target signal, and adjusts the readout weights w i following equation (9) . The input target signal d(n) is delayed by several periods T to compensate the propagation time of the information through the input layer, the optoelectronic reservoir and the Exp2Fpga module. The reservoir output y(n) is then rounded up to the closest channel symbol y(n) {−3, −1, 1, 3} and compared to the delayed target signal d ′ (n) by the Check module, that counts misclassified symbols and outputs the resulting Symbol Error Rate.
The evolution of the learning rate λ is governed by a separate module
Step, which implements the equation (10), with initial value λ 0 and decay rate γ set on the computer and transferred to the board through the UART connection. The module also monitors the performance of the reservoir computer and resets λ to its initial value λ 0 when the Symbol Error Rate exceeds a predefined threshold value SER th . This feature is used for the switching channel (see sections II-B4 and V-D ) and allows to improve the performance of the system by adjusting the readout weights to the new channel parameters.
The gradient descent algorithm is relatively simple, with only few addition and multiplication operations involved in equations (9) and (10). While an adder can easily be built with a small amount of logic gates, multiplication is more complicated to implement and requires lots of resources. Moreover, as all readout weights are computed in parallel, the size of the design grows quickly with the number of neurons N . This results in slow implementation process and very low chances of generating a design that functions correctly. The solution resides in the use of special DSP48E slices, designed and optimised to perform a predefined set of arithmetic operations [45] . With proper settings, this dedicated microprocessor is capable of performing a 25 bit × 18 bit multiplication in less than 6 ns. While the speed gain compared to standard logic blocks is minimal, the implementation of the FPGA design is greatly simplified, as hundreds of logic gates and registers get replaced by just one component.
The arithmetic operations mentioned above are performed on real numbers. However, a FPGA is a logic device, designed to operate with bits. The performance of the design thus highly depends on the bit-representation of real numbers, i.e. the precision. The main limitation comes from the DSP48E slices, as these are designed to multiply a 25-bit integer by another 18-bit integer. To meet these requirements, our design uses a fixed-point representation with different bit array lengths for different variables. Parameters and signals that stay within the ]−1, 1[ interval are represented by 18-bit vectors, with 1 bit for the sign and 17 for the decimal part. These are the learning algorithm parameters λ, λ 0 and γ, the input mask elements M i and the reservoir states x i (n), extended from the 14-bit ADC output. Other variables, such as reservoir output y(n) and readout weights w i span a wider [−16, 16] interval and are represented as 25-bit vectors, with 1 sign bit, 4 bits for the integer part and 20 bits for the decimal part. Table II reports total FPGA resource usage of our implementation. The design requires relatively few registers and Lookup Tables (LUTs) . Most of the arithmetic operations are performed by the DSP48E slices, and their number grows roughly as 3 × N , thus theoretically limiting our reservoir to 255 neurons. Note that this restriction can be easily overcome by rearranging the DSP48E slices in a less concurrent design. High internal memory (block RAM) usage is due to several ChipScope modules (not shown in figure 5 ), added to monitor internal FPGA signals. To conclude, our implementation can be expanded to work with much bigger reservoirs. 
V. RESULTS
This section presents the results of different investigations outlined in sections II-B and II-C. All results presented here were obtained with the experimental setup described in section III. Figure 6 presents the performance of our reservoir computer for different Signal-to-Noise Ratios (SNRs) of the wireless channel (green squares). We investigated realistic SNR values for real world channels such as 60 GHz LAN [46] and Wi-Fi [47] . For each SNR, the experiment was repeated 20 times with different random input masks. Average SERs are plotted on the graph, with error bars corresponding to maximal and minimal values obtained with particular masks. We used noise ratios from 12 dB up to 32 dB, and also tested the performance on a noiseless channel, that is, with infinite SNR. The RC performance was tested over one million symbols, and in the case of a noiseless channel the equaliser made zero error over the whole test sequence with most input masks.
A. Improved equalisation error rate
The experimental parameters, such as the input gain β and the feedback attenuation α, were optimised independently for each input mask. Figure 7 shows the dependence of the SER on these parameters. The plotted SER values are averaged over 10 random input masks. For this figure, we used data from a different experiment run with more scanned values. For each curve, the non-scanned parameter was set to the optimal value. The equaliser shows moderate dependence on both parameters, with an optimal input gain located within 0.225 ± 0.025 and an optimal feedback attenuation of 5.1 ± 0.3 dB.
We compare our results to those reported in [14] , obtained with the same optoelectronic reservoir, trained offline (blue dots). For high noise levels (SNR ≤ 20 dB) our results are similar to those in [14] . For low noise levels (SNR ≥ 24 dB) the performance of our implementation is significantly better. Note that the previously reported results are only rough estimations of the equaliser's performance as the input sequence was limited by hardware to 6k symbols [14] . In our experiment the SER is estimated more precisely over one million input symbols. For the lowest noise level (SER = 32 dB) an SER of 1.3 × 10 −4 was reported in [14] , while we obtained an error rate of 5.71 × 10 −6 with our setup. One should remember that common error detection schemes, used in reallife applications, require the SER to be lower than 10 −3 in order to be efficient.
To the best of our knowledge, the results presented here (at 32 dB SNR) are the lowest error rates ever obtained with a physical reservoir computer. SERs around 10 −4 have been reported in [14] , [17] , [19] and a recently reported passive cavity based setup [21] achieved a 1.66 × 10 −5 rate (this [14] . For low noise levels, our system produces error rates significantly lower than [14] , and for noisy channels the results are similar. Brown diamonds depict the SERs obtained with the simplified version of the training algorithm (see section II-C3). The equalisation is less efficient than with the full algorithm, but the optimisation of experimental parameters takes less time. Fig. 7 . Dependence of the equaliser performance (at 32 dB SNR) on the experimental parameters. Average SERs (over 10 random input masks) are plotted against the input gain (blue dots) and the feedback attenuation (green squares). The optimal feedback attenuation has to be set around 5.1 ± 0.3 dB, outside this region the SER deteriorates by roughly one order of magnitude. The input gain shows a minimum around 0.225 ± 0.025.
values is limited by the use of a 60k-symbol test sequence), but no results below 10 −5 have been published so far. However, this isn't the main achievement of this experiment. Indeed, had it been possible to test [14] on a longer sequence, it is possible that comparable SERs would have been obtained. The strength of this setup resides in the adaptability to changing environment, as will be shown in the following sections.
B. Simplified training algorithm
The performance of the simplified training algorithm is shown in figure 6 (brown dots). The equaliser was tested with 10 random input masks and one million input symbols, the training was performed over 100k symbols. Only three parameters were scanned during these experiments: the input gain β, the feedback attenuation α and the signal-to-noise ratio. The learning rate λ was set to 0.01. The overall experimental runtime was significantly shorter: while an experiment with full training algorithm would last for about 50 hours, these results were obtain in approximately 10 hours (which is due to five different values of k tested in the former case).
For high noise levels the results of the two algorithms are close and for low noise levels the simplified version yields slightly worse error rates. The performance is much worse in the noiseless case and strongly depends on the input mask: we notice a difference of almost two orders of magnitude between the best and the worst result. This performance loss is the price to pay for the simplified algorithm and shorter experimental runtime.
C. Equalisation of a slowly drifting channel
Besides the environmental conditions, the relative positions of the emitter and the receiver can have a significant impact on the properties of a wireless channel. A simple example is a receiver moving away from the transmitter, causing the channel to drift more or less slowly, depending on the relative speed of the receiver. Here we show that our Reservoir Computer is capable of dealing with drifts with time scales of order of a second. This time scale is in fact slow compared to those expected in real life situations, but the setup could be sped up by several orders of magnitude, as will be shown in the next section.
A drifting channel is a good example of a situation where training the reservoir online yields better results than offline. We have previously shown in numerical simulations that training a reservoir computer offline on a non-stationary channel results in an error rate ten times worse than with online training [34] . We demonstrate here that an online-trained experimental reservoir computer performs well even on a drifting channel if λ min is set to a small non-zero value (see section II-C2).
At first, we investigated the relationship between the channel model coefficients and the lowest error rate achievable with our setup. That is, would the equalisation performance be better or worse if one of the numerical values in equations (4) and (5) was changed by, for instance, 10%. Given the vast amount of possibilities of varying the 4 parameters p i and m, we picked those that seemed most interesting and most significant. We thus tested the amplitude of the linear part, given by the parameter p 1 , the amplitude of the quadratic and cubic parts, given by p 2 and p 3 , and the memory m of the impulse response. For each test, only one aspect of the channel was varied and other parameters were set to default values (as in equations (4) and (5)). The results of these investigations are presented in the Appendix.
We then programmed these parameters to vary during experiments in two different ways: a monotonic growth (or decay) and a periodic linear oscillation between two defined values. The results of these experiments are depicted in figure  8 . Figure 8 (a) shows the experimental results for the case of monotonically decreasing p 1 from 1 to 0.652. The blue curve presents the resulting SER with λ min = 0, that is, with training process stopped after 45k input symbols. The green curve depicts the error rate obtained with λ min = 0.01, so that the readout weight can be gradually adjusted as the channel drifts. Note that while in the first experiment the SER grows up to 0.329, it remains much lower in the second case. The increasing error rate in the latter case is due to the decrease of p 1 resulting in a more complex channel. Brown curves show the best possible error rate obtained with our setup for different values of p 1 , as presented in the Appendix. With p 1 approaching 0.652, the obtained error rate is 8.0 × 10 −3 , which is the lowest error rate possible for this value of p 1 , as demonstrated in figure 10(a) . This shows that the nonstationary version of the training algorithm allows a drifting channel to be equalised with the lowest error rate possible. Figure 8 (b) depicts error rates obtained with p 1 linearly oscillating between 1 and 0.688. With λ min = 0 (blue curve) the error rate is as low as 1 × 10 −4 when p 1 is around 1, and grows very high elsewhere. With λ min = 0.01, the obtained SER is always at the lowest value possible: at the point where p 1 = 0.688, it stays at 5.0 × 10 −3 , which again is close to the best performance for such channel, illustrated by the brown curve.
We obtained similar results with parameters p 2 , p 3 and m, as shown in figures 8(c)-(d). Letting the reservoir computer adapt the readout weights by setting λ min > 0 produces the lowest error rates possible for a given channel, while stopping the training with λ min = 0 results in quickly growing SERs. Figure 9 shows the error rate produced by our experiment in case of a switching noiseless communication channel. The parameters of the channel are programmed to switch in cycle among equations (8) every 266k symbols. Every switch is followed by a steep increase of the SER, as the reservoir computer is no longer optimised for the channel it is equalising. The performance degradation is detected by the algorithm, causing the learning rate λ to be reset to the initial value λ 0 , and the readout weights are re-trained to new optimal values.
D. Equalisation of a switching channel
For each value of p 1 , the reservoir computer is trained over 45k symbols, then its performance is evaluated over the remaining 221k symbols. In case of p 1 = 1, the average SER is 1 × 10 −5 , which is the expected result. For p 1 = 0.8 and p 1 = 0.6 we compute average SERs of 7.1 × 10 −4 and 1.3 × 10 −2 , respectively, which are the best results achievable with such values of p 1 according to our previous investigations (see figure 10(a) ). This shows that after each switch the readout weights are updated to new optimal values, producing the best error rate for the given channel.
Note that the current setup is rather slow for practical applications. With a roundtrip time of T = 7.94 µs, its Fig. 9 . Symbol error rate (left axis), averaged over 10k symbols, produced by the FPGA in case of a switching channel. The value of p 1 (right axis, green curve) is modified every 266k symbols. The change in channel is followed immediately by a steep increase of the SER. The λ parameter (right axis, orange curve) is automatically reset to λ 0 = 0.4 every time a performance degradation is detected, and then returns to its minimum value, as the equaliser adjusts to the new channel, bringing down the SER to its asymptotic value. After each variation of p 1 , the reservoir re-trains. The lowest error rate possible for the given channel is shown by the dashed brown curve.
bandwidth is limited to 126 kHz and training the reservoir over 45k samples requires 0.36 s to complete. However, it demonstrates the potential of such systems in equalisation of non-stationary channels. For real-life applications, such as for instance Wi-Fi 802.11g, a bandwidth of 20 MHz would be required. This could be realised with a 15 m fibre loop, thus resulting in a delay of T = 50 ns. This would also decrease the training time down to 2.2 ms and make the equaliser more suitable for realistic channel drifts. The speed limit of our setup is set by the bandwidth of the different components, and in particular of the ADC and DAC. For instance with T = 50 ns and keeping N = 50, reservoir states should have a duration of 1 ns, and hence the ADC and DAC should have bandwidths significantly above 1 GHz (such performance is readily available commercially). As an illustration of how a fast system would operate, we refer to the optical experiment [18] in which information was injected into a reservoir at rates beyond 1 GHz.
VI. CONCLUSION
In the present work we applied the online learning approach to training an opto-electronic reservoir computer. We programmed the simple gradient descent algorithm on an FPGA chip and tested our system on the nonlinear channel equalisation task. We obtained error rates up to two orders of magnitude lower than previously reported RC implementations on the channel equalisation task, while significantly reducing the experimental runtime.
We also demonstrated that our system is well-suited for non-stationary tasks by equalising a drifting and a switching channel. In both cases, we obtained the lowest error rates possible with our setup. Such flexibility is more complex to achieve with offline methods, and would require improving the algorithm by adding several computational steps. The online learning methods, on the other hand, need little modifications to successfully solve this task. Moreover, in case of a slowly drifting channel the algorithm can be set to fine-tune the readout weights without performing a complete re-training of the reservoir, which would be hard to achieve with offline learning. This shows that the technique presented here is more suitable for real-life tasks with variable parameters. Our realisation opens several new research directions. Using the FPGA to drive the opto-electronic reservoir gives more control over the experiment. Such a system could, for instance, implement a full optimisation of the readout weights and the input mask, as suggested in [48] , [49] . The real-time training makes it possible to feed the output signal back into the reservoir. This additional feedback would highly enrich the dynamics of the system, allowing one to tackle new tasks such as pattern generation or chaotic series prediction [50] . The high speed of dedicated electronics offers the opportunity to develop very fast, autonomous reservoir computers with GHz data rates. The present work thus paves the way towards autonomous, very-high speed, fully analog reservoir computers with a wider range of possible applications.
APPENDIX INFLUENCE OF CHANNEL MODEL PARAMETERS ON EQUALISER PERFORMANCE
Figure 10(a) shows the equalisation results for different values of p 1 . We tested each value over 10 random input masks, with independent experimental parameters optimisation for each run. Average values are presented on the plot, with error bars depicting best and worst results obtained among different masks. The equaliser performance was tested on a sequence of one million inputs, and in several cases we obtained zero misclassified symbols. Note that the observed increase of the SER with reduction of p 1 is natural as the linear part contains the signal to be extracted. When decreasing p 1 , not only the useful signal gets weaker, but the nonlinear distortion also becomes relatively more important.
Figures 10(b) and 10(c) present the dependence of the SER on parameters p 2 and p 3 , respectively. These parameters define the amplitude of the nonlinear distortion of the signal, and as they grow, the channel becomes more nonlinear and thus more difficult to equalise. The results of equalisations with different values of m are shown in figure 10(d) , higher values of m increase the temporal symbol mixing of the channel, hence worse results. 
